74HC40105 IC – (SMD Package) – 4-Bit x 16-Word FIFO Register IC (7440105)
The 74HC40105 is a first-in/first-out (FIFO) “elastic” storage register that can store 16 4-bit words. It can handle input and output data at different shifting rates. This feature makes it particularly useful as a buffer between asynchronous systems. Each word position in the register is clocked by a control flip-flop, which stores a marker bit. A logic 1 signifies that the data at that position is filled and a logic 0 denotes a vacancy in that position. The control flip-flop detects the state of the preceding flip-flop and communicates its own status to the succeeding flip-flop. When a control flip-flop is in the logic 0 state and sees a logic 1 in the preceding flip-flop, it generates a clock pulse. The clock pulse transfers data from the preceding four data latches into its own four data latches and resets the preceding flip-flop to logic 0. The first and last control flip-flops have buffered outputs. All empty locations “bubble” automatically to the input end, and all valid data ripples through to the output end. As a result, the status of the first control flip-flop (data-in ready output – DIR) indicates if the FIFO is full. The status of the last flip-flop (data-out ready output – DOR) indicates whether the FIFO contains data. As the earliest data is removed from the bottom of the data stack (output end), all data entered later will automatically ripple toward the output. Inputs include clamp diodes that enable the use of current limiting resistors to interface inputs to voltages in excess of VCC.
SKU:
RW-02675
Apple Shopping Event
Hurry and get discounts on all Apple devices up to 20%
The 74HC40105 is a first-in/first-out (FIFO) “elastic” storage register that can store 16 4-bit words. It can handle input and output data at different shifting rates. This feature makes it particularly useful as a buffer between asynchronous systems. Each word position in the register is clocked by a control flip-flop, which stores a marker bit. A logic 1 signifies that the data at that position is filled and a logic 0 denotes a vacancy in that position. The control flip-flop detects the state of the preceding flip-flop and communicates its own status to the succeeding flip-flop. When a control flip-flop is in the logic 0 state and sees a logic 1 in the preceding flip-flop, it generates a clock pulse. The clock pulse transfers data from the preceding four data latches into its own four data latches and resets the preceding flip-flop to logic 0. The first and last control flip-flops have buffered outputs. All empty locations “bubble” automatically to the input end, and all valid data ripples through to the output end. As a result, the status of the first control flip-flop (data-in ready output – DIR) indicates if the FIFO is full. The status of the last flip-flop (data-out ready output – DOR) indicates whether the FIFO contains data. As the earliest data is removed from the bottom of the data stack (output end), all data entered later will automatically ripple toward the output. Inputs include clamp diodes that enable the use of current limiting resistors to interface inputs to voltages in excess of VCC.
Features :-
Independent asynchronous inputs and outputs
Expandable in either direction
Reset capability
Status indicators on inputs and outputs
3-state outputs
CMOS input levels
Complies with JEDEC standard JESD7A
ESD protection:
HBM JESD22-A114F exceeds 2000 V
MM JESD22-A115-A exceeds 200 V
Specified from -40 ?C to +85 ?C and from -40 ?C to +125 ?C
Specifications :-
Symbol
Parameter
Min
Max
Unit
VCC
Supply Voltage
-0.5
+7
V
IIK
input clamping current
–
+20
mA
Iok
output clamping current
–
+20
mA
IO
output source or sink current
–
+25
mA
ICC
supply current
–
+50
mA
IGND
ground current
-50
–
mA
Tstg
storage temperature
-65
+150
?C
Ptot
total power dissipation
–
500
mW
Package Includes :-
1 X 74HC40105 IC – (SMD Package) – 4-Bit x 16-Word FIFO Register IC (7440105)
Reviews
Clear filtersThere are no reviews yet.