ICs & Dips

74F74 Dual D-Type Positive Edge-Triggered Flip-Flop IC (7474) DIP-14 Package

21.24
The F74 is a dual D-type flip-flop with Direct Clear and Set inputs  and  complementary  (Q,  Q)  outputs.  Information  at the input is transferred to the outputs on the positive edge of the clock pulse. Clock triggering occurs at a voltage level of the clock pulse and is not directly related to the transition time of the positive-going pulse. After the Clock Pulse input threshold  voltage  has  been  passed,  the  Data  input  is locked out and information present will not be transferred to the  outputs  until  the  next  rising  edge  of  the  Clock  Pulse input.

74HC00 IC – (SMD Package) – Quad 2 Input NAND Gate IC (7400 IC)

21.24
The 74HC00 is a 14 Pin Quad 2-Input NAND Gate SMD Package IC. This device contains four independent gates each of which performs the logic NAND function. NAND gates utilize advanced silicon-gate CMOS technology to achieve operating speeds similar to LS-TTL gates with the low power consumption of standard CMOS integrated circuits. All gates have buffered outputs.

74HC00 Quad 2-Input NAND Gate IC (7400 IC) DIP-14 Package

15.34
The 74HC00 is a 14 Pin Quad 2-Input NAND Gate IC. This device contains four independent gates each of which performs the logic NAND function. NAND gates utilize advanced silicon-gate CMOS technology to achieve operating speeds similar to LS-TTL gates with the low power consumption of standard CMOS integrated circuits. All gates have buffered outputs.

74HC02 IC – (SMD Package) – Quad 2-Input NOR Gate IC (7402 IC)

21.24
The 74HC02 is a 14 Pin Quad 2-Input NOR Gate SMD IC. NOR gates utilize advanced silicon-gate CMOS technology to

74HC04 Hex Inverter IC (7404 IC) DIP-14 Package

16.52
74HC04 is Hex Inverter NOT gate IC. It consists of six inverters which perform logical invert action. output of an inverter is complement of its input logic state i.e. when input is high its output is low and vice versa. device contains six independent gates each of which performs logic INVERT function. Operating voltage is 5V, high-level input voltage is 2V, and low-level input is 0.8V. Contains absolute maximum ratings over operating free-air temperature range, recommended operating conditions, electrical characteristics over recommended operating free-air temperature range.

74HC04 IC – (SMD Package) – Hex Inverter IC (7404 IC)

23.60
74HC04 is Hex Inverter NOT gate SMD IC. It consists of six inverters which perform logical invert action. output of

74HC08 IC – (SMD Package) – Quad 2-Input AND Gate IC (7408 IC)

23.60
74HC08 is Quad 2-Input AND Gate 14 Pin SMD IC. The 74HC08 provides provides 4 independent 2-input AND gates with standard push-pull

74HC08 Quad 2-Input AND Gate IC (7408 IC) DIP-14 Package

17.70
74HC08 is Quad 2-Input AND Gate 14 Pin IC. The 74HC08 provides provides 4 independent 2-input AND gates 

74HC109 Dual J-K Negative-Edge-Triggered Flip-Flops IC (74109) DIP-16 Package

22.42
74HC109 Dual J-K Positive-Edge-Triggered Flip-Flop IC ? DIP-16 Package The 74HC109 is a dual positive edge triggered JK flip-flop featuring individual nJ and nK inputs. It has clock (nCP) inputs, set (nSD) and reset (nRD) inputs and complementary nQ and nQ outputs. The set and reset are asynchronous active LOW inputs and operate independently of the clock input. The nJ and nK inputs control the state changes of the flip-flops as described in the mode select function table. The nJ and nK inputs must be stable one set-up time prior to the LOW-to-HIGH clock transition for predictable operation. The JK design allows operation as a D-type flip-flop by connecting the nJ and nK inputs together. Inputs include clamp diodes. It enables the use of current limiting resistors to interface inputs to voltages in excess of VCC.

74HC109 IC – (SMD Package) – Dual J-K Positive-Edge-Triggered Flip-Flops IC (74109 IC)

25.96
The 74HC109 is a dual positive edge triggered JK flip-flop featuring individual nJ and nK inputs. It has clock (nCP) inputs, set (nSD) and reset (nRD) inputs and complementary nQ and nQ outputs. The set and reset are asynchronous active LOW inputs and operate independently of the clock input. The nJ and nK inputs control the state changes of the flip-flops as described in the mode select function table. The nJ and nK inputs must be stable one set-up time prior to the LOW-to-HIGH clock transition for predictable operation. The JK design allows operation as a D-type flip-flop by connecting the nJ and nK inputs together. Inputs include clamp diodes. It enables the use of current limiting resistors to interface inputs to voltages in excess of VCC. Schmitt-trigger action in the clock input makes the circuit highly tolerant to slower clock rise and fall times. 

74HC123 IC – (SMD Package) – Dual Retriggerable Monostable Multivibrator IC (74123)

22.42
The 74HC123; 74HCT123 are high-speed Si-gate CMOS devices and are pin compatible with Low-power Schottky TTL (LSTTL). They are specified in compliance with JEDEC