All Products

74LS175 Quad D Flip-Flop IC (74175) DIP-16 Package

28.32
The 74LS175 is a high speed Quad D Flip-Flop. The device is useful for general flip-flop requirements where clock and clear inputs are common. The information on the D inputs is stored during the LOW to HIGH clock transition. Both true and complemented outputs of each flip-flop are provided. A Master Reset input resets all flip-flops, independent of the Clock or D inputs, when LOW. The LS175 is fabricated with the Schottky barrier diode process for high speed and is completely compatible with all Motorola TTL families.

74LS189 64-Bit RAM with 3-State Output IC (74189 IC) DIP-16 Package

153.40
The 74LS189 is a high speed 64-bit RAM organized as a 16- word by 4-bit array. Address inputs are buffered to minimize loading and are fully decoded on-chip. The outputs are 3-state and are in the high impedance state whenever the Chip Select (CS) input is HIGH. The outputs are active only in the Read mode and the output data is the complement of the stored data. 

74LS193 Binary Up/Down Counter with Clear IC (74193 IC) DIP-16 Package

57.82
The 74LS193 is an UP/DOWN DIP-16 Binary Counter. Separate Count Up and Count Down Clocks are used and in either counting mode the circuits operate synchronously. The outputs change state synchronous with the LOW-to-HIGH transitions on the clock inputs. Separate Terminal Count Up and Terminal Count Down outputs are provided which are used as the clocks for a subsequent stages without extra logic, thus simplifying multistage counter designs. Individual preset inputs allow the circuits to be used as programmable counters. Both the Parallel Load (PL) and the Master Reset (MR) inputs asynchronously override the clocks.

74LS193 IC – (SMD Package) – Binary Up/Down Counter with Clear IC (74193 IC)

116.82
The 74LS193 is an UP/DOWN MODULO-16 Binary Counter. Separate Count Up and Count Down Clocks are used and in either counting mode the circuits operate synchronously. The outputs change state synchronous with the LOW-to-HIGH transitions on the clock inputs. Separate Terminal Count Up and Terminal Count Down outputs are provided which are used as the clocks for a subsequent stages without extra logic, thus simplifying multistage counter designs. Individual preset inputs allow the circuits to be used as programmable counters. Both the Parallel Load (PL) and the Master Reset (MR) inputs asynchronously override the clocks. The following are the features:-

74LS194 4-bit Bi-directional Shift Register IC (74194 IC) DIP-16 Package

37.76
The 74LS194 bidirectional shift register is designed to incorporate virtually all of the features a system designer may want in a shift register; they feature parallel inputs, parallel outputs, right-shift and left-shift serial inputs, operating-mode-control inputs, and a direct overriding clear line.

74LS194 IC – (SMD Package) – 4-bit Bi-directional Shift Register IC (74194 IC)

36.58
The 74LS194 SMD bidirectional shift register is designed to incorporate virtually all of the features a system designer may want in a shift register; they feature parallel inputs, parallel outputs, right-shift and left-shift serial inputs, operating-mode-control inputs, and a direct overriding clear line. The register has four distinct modes of operation, namely: Parallel (broadside) load Shift right (in the direction Q A toward Q D ) Shift left (in the direction Q D toward Q A ) Inhibit clock (do nothing) Synchronous parallel loading is accomplished by applying the four bits of data and taking both mode control inputs, S0 and S1, HIGH. The data is loaded into the associated flip-flops and appear at the outputs after the positive transition of the clock input. During loading, serial data flow is inhibited. Shift right is accomplished synchronously with the rising edge of the clock pulse when S0 is HIGH and S1 is LOW. Serial data for this mode is entered at the shift-right data input. When S0 is LOW and S1 is HIGH, data shifts left synchronously and new data is entered at the shift-left serial input. Clocking of the flip-flop is inhibited when both mode control inputs are LOW.

74LS197 Stage Presettable Ripple Counters IC (74197) DIP-14 Package

46.02
The 74LS197 contains divide-by-two and divide-by-eight sections which can be combined to form a modulo-16 binary counter. Low Power Schottky technology is used to achieve typical count rates of 70 MHz and power dissipation of only 80mW. The circuit types have a Master Reset (MR) input which overrides all other inputs and asynchronously forces all outputs LOW. A Parallel Load input (PL) overrides clocked operations and asynchronously loads the data on the Parallel Data inputs (Pn) into the flip-flops. This preset feature makes the circuits usable as programmable counters. The circuits can also be used as 4-bit latches, loading data from the Parallel Data inputs when PL is LOW and storing the data when PL is HIGH.

74LS20 IC – (SMD Package) – Dual 4-input NAND Gate IC (7420 IC)

20.06
The 74LS20 device contains two independent gates each of which performs the logic NAND function. The 74LS20 feature is an alternate Military/Aerospace device is available. Contact a National Semiconductor Sales Office/ Distributor for specifications.

74LS21 IC – (SMD Package) – Dual 4-input AND Gate IC (7421 IC)

21.24
The 74LS21 device contains two independent gates each of which performs the logic NAND function. The 74LS21 feature is an alternate Military/Aerospace device is available. Contact a National Semiconductor Sales Office/ Distributor for specifications.

74LS240 IC – (SMD Package) – Octal Buffers & Line Drivers IC (74240 IC)

27.14
The 74LS240 are Octal Buffers and Line Drivers designed to be employed as memory address drivers, clock drivers and bus-oriented transmitters/receivers which provide improved PC board density. The following are the features:-