74HC590 8-Bit Binary Counter IC (74590 IC) DIP-16 Package

The 74HC590 is an 8-bit binary counter with a storage register and 3-state outputs. The storage register has parallel (Q0 to Q7) outputs. The binary counter features master reset counter (MRC) and count enable (CE) inputs. The counter and storage register have separate positive edge triggered clock (CPC and CPR) inputs. If both clocks are connected together, the counter state is always one count ahead of the register. Internal circuitry prevents clocking from the clock enable. A ripple carry output (RCO) is provided for cascading. Cascading is accomplished by connecting RCO of the first stage to CE of the second stage. Cascading for larger count chains can be accomplished by connecting RCO of each stage to the counter clock (CPC) input of the following stage. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of VCC.

SKU: RW-02654

Apple Shopping Event

Hurry and get discounts on all Apple devices up to 20%

Sale_coupon_15

41.30

Inclusive of GST

0 People watching this product now!
  • Pick up from the Robotwala Store

To pick up today

Free

  • Shiprocket from Air

Our courier will deliver to the specified address

3-4 Days

139

  • Shiprocket from Surface

courier will deliver to the specified address

5-7 Days

90

  • Warranty 1 year
  • Free 30-Day returns

Payment Methods:

Description

The 74HC590 is an 8-bit binary counter with a storage register and 3-state outputs. The storage register has parallel (Q0 to Q7) outputs. The binary counter features master reset counter (MRC) and count enable (CE) inputs. The counter and storage register have separate positive edge triggered clock (CPC and CPR) inputs. If both clocks are connected together, the counter state is always one count ahead of the register. Internal circuitry prevents clocking from the clock enable. A ripple carry output (RCO) is provided for cascading. Cascading is accomplished by connecting RCO of the first stage to CE of the second stage. Cascading for larger count chains can be accomplished by connecting RCO of each stage to the counter clock (CPC) input of the following stage. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of VCC.


Features :

  • Wide supply voltage range from 2.0 V to 6.0 V
  • CMOS low power dissipation
  • High noise immunity
  • Latch-up performance exceeds 100 mA per JESD 78 Class II Level B
  • Complies with JEDEC standards:

                     JESD8C (2.7 V to 3.6 V)

                     JESD7A (2.0 V to 6.0 V)

  • CMOS input levels
  • Counter and register have independent clock inputs
  • Counter has master reset
  • Multiple package options
  • ESD protection:

                  HBM JESD22-A114F exceeds 2000 V

                  MM JESD22-A115-A exceeds 200 V

                 CDM JESD22-C101C exceeds 1000 V

  • Specified from -40 ?C to +85 ?C and from -40 ?C to +125 ?C


Specifications :-

Symbol

Parameter

Min

Max

Unit

VCC

Supply Voltage

 -0.5

 +7

V

IIK

input clamping current

 –

 +20

mA

Iok

output clamping current

  – 

 +20

mA

IO

output current

 –

  +25 

mA

ICC

supply current

 –

70

mA

IGND

ground current

 -70

 –

mA

Tstg

storage temperature

 -65

 +150

?C

Ptot

total power dissipation

        –

     500

mW


Package Includes :-

1 X 74HC590 8-Bit Binary Counter IC (74590 IC) DIP-16 Package

Additional information

Operating voltage

2.5 3.0V

Pixel Resolution

0.3MP

Photosensitive array

640 x 480

Optical Size

1.6 inch

Angel of view

67 degrees

Maximum Frame Rate

30fps VGA

Sensitivity

1.3V/(Lux-sec)

Dormancy

Less than 20A

Power consumption

60mW/15fpsVGA YUV

Temperature operation Range

-30 C ~ 70 C

Pixel area

3.6 x 3.6 m

Signal to noise ratio (SNR)

46 dB

Dynamic range

52 dB

Specification

Customer Reviews

0 reviews
0
0
0
0
0

There are no reviews yet.

Be the first to review “74HC590 8-Bit Binary Counter IC (74590 IC) DIP-16 Package”

Your email address will not be published. Required fields are marked *

1 2 3 4 5
1 2 3 4 5
1 2 3 4 5