74HC73 IC – (SMD Package) – Dual J-K Negative-Edge-Triggered Flip-Flops IC (7473)

The 74HC73 is a high-speed Si-gate CMOS device and is pin compatible with low-power Schottky TTL (LSTTL). The 74HC73 is specified in compliance with JEDEC standard no. 7A. The 74HC is a dual negative-edge triggered JK flip-flop featuring individual J, K, clock (nCP) and reset (nR) inputs; also complementary nQ and nQ outputs. The J and K inputs must be stable one set-up time prior to the HIGH-to-LOW clock transition for predictable operation. The reset (nR) is an asynchronous active LOW input. When LOW, it overrides the clock and data inputs, forcing the nQ output LOW and the nQ output HIGH. Schmitt-trigger action in the clock input makes the circuit highly tolerant to slower clock rise and fall times.

SKU: RW-02649

Apple Shopping Event

Hurry and get discounts on all Apple devices up to 20%

Sale_coupon_15

46.02

Inclusive of GST

0 People watching this product now!
  • Pick up from the Robotwala Store

To pick up today

Free

  • Shiprocket from Air

Our courier will deliver to the specified address

3-4 Days

139

  • Shiprocket from Surface

courier will deliver to the specified address

5-7 Days

90

  • Warranty 1 year
  • Free 30-Day returns

Payment Methods:

Description

The 74HC73 is a high-speed Si-gate CMOS device and is pin compatible with low-power Schottky TTL (LSTTL). The 74HC73 is specified in compliance with JEDEC standard no. 7A. The 74HC is a dual negative-edge triggered JK flip-flop featuring individual J, K, clock (nCP) and reset (nR) inputs; also complementary nQ and nQ outputs. The J and K inputs must be stable one set-up time prior to the HIGH-to-LOW clock transition for predictable operation. The reset (nR) is an asynchronous active LOW input. When LOW, it overrides the clock and data inputs, forcing the nQ output LOW and the nQ output HIGH. Schmitt-trigger action in the clock input makes the circuit highly tolerant to slower clock rise and fall times.


Features :-

  • Low-power dissipation
  • Complies with JEDEC standard no. 7A
  • ESD protection:
  • HBM EIA/JESD22-A114-B exceeds 2000 V
  • MM EIA/JESD22-A115-A exceeds 200 V.
  • Multiple package options
  • Specified from ?40 ?C to +80 ?C and from ?40 ?C to +125 ?C.


Specifications :-

  • Supply Voltage : -0.5 to +7.0V
  • Input diode current : +20mA
  • Output diode current : +20mA
  • Output source or sink current : +25mA
  • GND current : +50mA
  • storage temperature : -65?C to +150?C


Package Includes :-

1 X 74HC73 Dual JK Flip-Flop with Reset IC (7473 IC) DIP-14 Package

Additional information

Operating voltage

2.5 3.0V

Pixel Resolution

0.3MP

Photosensitive array

640 x 480

Optical Size

1.6 inch

Angel of view

67 degrees

Maximum Frame Rate

30fps VGA

Sensitivity

1.3V/(Lux-sec)

Dormancy

Less than 20A

Power consumption

60mW/15fpsVGA YUV

Temperature operation Range

-30 C ~ 70 C

Pixel area

3.6 x 3.6 m

Signal to noise ratio (SNR)

46 dB

Dynamic range

52 dB

Specification

Customer Reviews

0 reviews
0
0
0
0
0

There are no reviews yet.

Be the first to review “74HC73 IC – (SMD Package) – Dual J-K Negative-Edge-Triggered Flip-Flops IC (7473)”

Your email address will not be published. Required fields are marked *

1 2 3 4 5
1 2 3 4 5
1 2 3 4 5