74HC75 IC – (SMD Package) – 4 Bit Bi-Stable Latch IC (7475 IC)

The 74HC75 is a high-speed Si-gate CMOS device and is pin compatible with low power Schottky TTL (LSTTL). The 74HC75 is specified in compliance with JEDEC standard no. 7A. The 74HC75 has four bistable latches. The two latches are simultaneously controlled by one of two active HIGH enable inputs (LE12 and LE34). When LEnn is HIGH, the data enters the latches and appears at the nQ outputs. The nQ outputs follow the data inputs (nD) as long as LEnn is HIGH (transparent). The data on the nD inputs one set-up time prior to the HIGH-to-LOW transition of the LEnn will be stored in the latches. The latched outputs remain stable as long as the LEnn is LOW.

SKU: RW-02438

Apple Shopping Event

Hurry and get discounts on all Apple devices up to 20%

Sale_coupon_15

29.50

Inclusive of GST

0 People watching this product now!
  • Pick up from the Robotwala Store

To pick up today

Free

  • Shiprocket from Air

Our courier will deliver to the specified address

3-4 Days

139

  • Shiprocket from Surface

courier will deliver to the specified address

5-7 Days

90

  • Warranty 1 year
  • Free 30-Day returns

Payment Methods:

Description

The 74HC75 is a high-speed Si-gate CMOS device and is pin compatible with low power Schottky TTL (LSTTL). The 74HC75 is specified in compliance with JEDEC standard no. 7A. The 74HC75 has four bistable latches. The two latches are simultaneously controlled by one of two active HIGH enable inputs (LE12 and LE34). When LEnn is HIGH, the data enters the latches and appears at the nQ outputs. The nQ outputs follow the data inputs (nD) as long as LEnn is HIGH (transparent). The data on the nD inputs one set-up time prior to the HIGH-to-LOW transition of the LEnn will be stored in the latches. The latched outputs remain stable as long as the LEnn is LOW.

Features:-

? TComplementary Q and Q outputs 

? VCC and GND on the center pins 

? Low-power dissipation 

? Complies with JEDEC standard no. 7A 

? ESD protection: 

  ? HBM EIA/JESD22-A114-B exceeds 2000 V 

  ? MM EIA/JESD22-A115-A exceeds 200 V 

? Multiple package options 

? Specified from ?40 ?C to +80 ?C and from ?40 ?C to +125 ?C. 

Specification:- 

Symbol Parameter Value Unit
tPHL, tPLH Propagation Delay 11 ns
CI input capacitance 3.5 pF
CPD Power Dissipation capacitance per latch 42 pF


Related Document:- 

 74HC75 SMD Data Sheet 






 

Additional information

Operating voltage

2.5 3.0V

Pixel Resolution

0.3MP

Photosensitive array

640 x 480

Optical Size

1.6 inch

Angel of view

67 degrees

Maximum Frame Rate

30fps VGA

Sensitivity

1.3V/(Lux-sec)

Dormancy

Less than 20A

Power consumption

60mW/15fpsVGA YUV

Temperature operation Range

-30 C ~ 70 C

Pixel area

3.6 x 3.6 m

Signal to noise ratio (SNR)

46 dB

Dynamic range

52 dB

Specification

Customer Reviews

0 reviews
0
0
0
0
0

There are no reviews yet.

Be the first to review “74HC75 IC – (SMD Package) – 4 Bit Bi-Stable Latch IC (7475 IC)”

Your email address will not be published. Required fields are marked *

1 2 3 4 5
1 2 3 4 5
1 2 3 4 5